Europe · Radiation-hardened space processor research

COSMIC7 RISC-V space-microprocessor research

This project focuses on radiation-hardened space processor research.

COSMIC7 develops a 7 nm radiation-hardened RISC-V test chip as a step toward Gaisler's future GR7xV space microprocessor. Its planned architecture includes eight 64-bit cores, AI/vector acceleration, protected external memory and security functions. The June 2026–May 2029 research program targets TRL 5, without a named flight implementation or demonstrated orbital performance.

Frontgrade Gaisler-led Horizon Europe consortium · Funded test-chip development

Scope: Enabling research · Named enabling processor research without a defined shared orbital platform

Full technical comparison, configurations and availability →

View all project relationship records →

Technical specifications not disclosed

Figures retain their disclosed units and scope. Launched hardware does not establish demonstrated performance; targets may change. Not disclosed means no figure in the reviewed sources.

PROJECT RELATIONSHIPS

Suppliers & project partners

Frontgrade Gaisler

Consortium participant

Program organization: Frontgrade Gaisler

Partnership

Coordinator and developer of the planned 7 nm RISC-V test chip toward the GR7xV roadmap

Research participation, not a procurement order or individually additional financing

Announced 28 May 2026 · Evidence checked 4 Nov 2026

COSMIC7 coordinator release and CORDIS consortium

NanoXplore

Consortium participant

Program organization: Frontgrade Gaisler

Partnership

COSMIC7 consortium participation, covering NanoXplore Design Services and linked NanoXplore legal entity

Research participation, not a procurement order or individually additional financing

Announced 28 May 2026 · Evidence checked 4 Nov 2026

COSMIC7 coordinator release and CORDIS consortium

Thales Alenia Space

Consortium participant

Program organization: Frontgrade Gaisler

Partnership

COSMIC7 consortium participation by the French, Italian and linked Spanish legal entities

Research participation, not a procurement order or individually additional financing

Announced 28 May 2026 · Evidence checked 4 Nov 2026

COSMIC7 coordinator release and CORDIS consortium

TTTech Computertechnik AG

Consortium participant

Program organization: Frontgrade Gaisler

Partnership

Named COSMIC7 consortium participant, individual work-package scope not disclosed in the reviewed release

Research participation, not a procurement order or individually additional financing

Announced 28 May 2026 · Evidence checked 4 Nov 2026

COSMIC7 coordinator release and CORDIS consortium

Xiphera Oy

Consortium participant

Program organization: Frontgrade Gaisler

Partnership

Named COSMIC7 consortium participant, individual work-package scope not disclosed in the reviewed release

Research participation, not a procurement order or individually additional financing

Announced 28 May 2026 · Evidence checked 4 Nov 2026

COSMIC7 coordinator release and CORDIS consortium

NEXT MILESTONE

Test-chip validation and target TRL 5 within the research period ending May 2029

Manual review 4 Nov 2026. Compared coordinator architecture and CORDIS grant, dates and consortium. Five canonical organization roles included in this review. Planned7nm test-chip functions remain distinct from GR801/VAIAS and flight deployments. No numerical throughput, RAM capacity or electrical/thermal ratings established Primary body last observed not available. Source monitoring: unavailable. Source collection and substantive profile review are separate checks. Plans and dates may change.

Frontgrade Gaisler / CORDIS grant 101296343

WHAT REMAINS UNKNOWN

Achieved test-chip results, radiation qualification and final microprocessor configuration
Arithmetic throughput and precision, installed RAM capacity, power and thermal limits
Named flight allocation and deployment date

Project updates

Verified announcements and milestones linked to this project, newest first.

28 May 2026

Coordinator announces COSMIC7 award and test-chip architecture (opens in a new tab)

Development targets, not completed chip or flight results